A distributed Union-Find decoder uses massively parallel FPGA processing units to achieve sub-microsecond decoding time for surface codes, with an architecture designed to scale to larger code distances.